








ILLIOUDE I ATENT AFFI	ICATION TRANSMITTAL	<u>A</u> @			
ADDRESS TO:	Attorney Docket No. 401191	ω̈́O			
	First Named Inventor Makoto Hatakenaka	⊃ <u>'</u>			
Commissioner for Patents	Original Patent No. 5,910,181	9/2			
Box Reissue Washington, D.C. 20231	Original Patent Issue 6/8/99	50			
Washington, D.o. 20201	Date (Month/Day/Year) 0/0/99 Express Mail Label No.	_ ت			
APPLICATION FOR REISSUE OF: Utility P		_			
(Check applicable box)	atent				
APPLICATION ELEMENTS	ACCOMPANYING APPLICATION PAR	TS			
Transmittal Form with Fee	7. Statement of status/support for all				
2. Applicant claims small entity status. See	changes to the claims. See				
37 CFR 1.27.	37 CFR 1.173(c)				
3. Specification and Claims in double	8. Original U.S. Patent for surrender				
column copy of patent format (amended, if	Ribboned Original Patent Grant				
appropriate) 4. Drawing(s) (proposed amendments, if	Statement of Loss (PTO/SB/55)				
 Drawing(s) (proposed amendments, if appropriate) 	9. Foreign Priority Claim (35 USC 119) (If applicable)				
5. Reissue Oath/Declaration (original or copy)	10. Information Disclosure Statement (IDS)				
6. Original U.S. Patent currently assigned?	☐ Form PTO-1449	,			
⊠ Yes ☐ No	☐ Copies of Listed Documents				
(If Yes, check applicable box(es))	11. English Translation of Reissue Oath/				
Written Consent of all Assignees	Declaration (If applicable)				
37 CFR 3.73(b) Statement	12. Preliminary Amendment				
☐ Power of Attorney	13. Return Receipt Postcard				
	(Should be specifically itemized)				
	14. ☐ Other: Offer to Surrender Patent				

	C	LAIMS AS FILED - PART	Γ1		\$ 710.00
BASIC FEE					
	CLAIMS IN PATENT	NUMBER FILED IN REISSUE APPLICATION	NUMBER EXTRA	RATE	
TOTAL CLAIMS	9	18	9	x\$18.00	\$ 162.00
INDEPENDENT CLAIMS	2	4	2	x\$80.00	\$ 160.00
		Tot	al of above c	alculations =	\$1032.00
Reduction by 50% for filing by small entity =					
				TOTAL =	\$1032.00

	CLAIMS	AS AMENDED - PAI	RT 2			
		HIGHEST NUMBER	EXTRA			
	CLAIMS REMAINING	PREVIOUSLY PAID	CLAIMS		1	
•	AFTER AMENDMENT	For	PRESENT	RATE		
TOTAL CLAIMS			0	x\$18.00	\$	
INDEPENDENT CLAIMS				x\$80.00	\$	
		Tota	of above ca	alculations =	\$	
Reduction by 50% for filing by small entity =						<u> </u>
		* \		TOTAL =	\$	



Patent Attorney Docket No. 401191

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re U. S. Patent 5,910,181 of:

HATAKENAKA et al.

Application No.: Unassigned

Art Unit:

Unassigned

Filed:

June 4, 2001

Examiner:

Unassigned

For:

SEMICONDUCTOR INTEGRATED CIRCUIT COMPRISING SYNCHRON-OUS DRAM CORE AND LOGIC CIRCUIT INTEGRATED INTO A SINGLE CHIP AND METHOD OF TESTING THE SYNCHRON-

OUS DRAM CORE

ASSENT OF ASSIGNEE AND OFFER TO SURRENDER

Commissioner for Patents Washington, D. C. 20231

Dear Sir:

In accordance with 37 C.F.R. §1.172, Mitsubishi Denki Kabushiki Kaisha., Assignee and owner of the entire interest in United Patent 5,910,181 to Hatakenaka et al., for "Semiconductor Integrated Circuit Device Comprising Synchronous DRAM Core And Logic Circuit Integrated Into A Single Chip And Method Of Testing The Synchronous DRAM Core", assents to the filing of the accompanying reissue patent application and the reissue declaration signed by the inventor.

In accordance with the provisions of 37 C.F.R. §1.178, the Applicant for reissue of United State Patent 5,910,181 for "Semiconductor Integrated Circuit Device Comprising Synchronous DRAM Core And Logic Circuit Integrated Into A Single Chip And Method Of Testing The Synchronous DRAM Core", granted on June 8, 1999, naming Makoto

In re Application of Hatakenaka et al. Application No. Unassigned

Hatakenaka, Akira Yamazaki, Shigeki Tomishima, and Tadato Yamagata as inventors, and assigned to Mitsubishi Denki Kabushiki Kaisha, offers to surrender the original Letters Patent upon allowance of the reissue patent application.

There are no concurrent proceedings in the United States Patent and Trademark Office concerning United States Patent 5,910,181, such as interferences, other reissue applications, or re-examinations, and no pending litigations in any forum.

I certify that the invention disclosed in United States Patent 5,910,181 is assigned by the inventors, Makoto Hatakenaka, Akira Yamazaki, Shigeki Tomishima, and Tadato Yamagata to Mitsubishi Denki Kabushiki Kaisha in an assignment dated October 20 and 27, 1997 and recorded in the assignment records of the United States Patent and Trademark Office at Reel 8879, Frame 0949 on November 4, 1997.

I state that I am authorized to act on behalf of Mitsubishi Denki Kabushiki Kaisha in offering to surrender the original Letters Patent, to request reissue of the original Letters Patent, and to verify the ownership of the patent.

MITSUBISHI DENKI KABUSHIKI KAISHA

Yoshiaki KUW

General Manager

Patent Administration Department

Date: May 24, 200/

Patent Attorney Docket No. 401191

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re U. S. Patent 5,910,181 of:

HATAKENAKA et al.

Application No.: Unassigned

Art Unit:

Unassigned

Filed:

June 4, 2001

Examiner:

Unassigned

For:

SEMICONDUCTOR INTEGRATED CIRCUIT COMPRISING SYNCHRON-OUS DRAM CORE AND LOGIC CIRCUIT INTEGRATED INTO A SINGLE CHIP AND METHOD OF TESTING THE SYNCHRON-

OUS DRAM CORE

REQUEST FOR TRANSFER OF DRAWINGS FOR REISSUE APPLICATION

Commissioner for Patents Washington, D. C. 20231

Dear Sir:

In accordance with 37 C.F.R. §1.172, the Reissue Applicant requests that the drawings for United States Patent 5,910,181 corresponding to Application Serial Number 08/964,236, filed November 4, 1997, be transferred to the reissue patent application. Fifteen sheets of drawings are attached for examination purposes.

Respectfully submitted,

ŁEKDIG, VOIT & MAYER, LTD.

Registration No. 29,458

Suite 300

700 Thirteenth Street, N. W. Washington, D. C. 20005

Telephone: (202) 73,7-6770 Facsimile, (202), 787-6776

Date: